DFI UT X58-T3EH8 - new 4/28 beta bios = 235Bclk

Discussion in 'Intel x86 CPUs and chipsets' started by eva2000, May 1, 2009.

Tags:
  1. eva2000

    eva2000 DDR1/DDR2/DDR3 Addict

    Joined:
    Jun 27, 2001
    Messages:
    21,902
    Location:
    Brisbane, Australia
    Been playing with DFI's latest 4/28 pre-public beta bios and it seems to have improved memory clocking stability for Elpida IC modules as well as improved my max H20 cooled bclk validation from 233 on 3/28 pre-public beta bios to 235bclk on 4/28 bios. 4/28 is pre-public beta so flash at your own risk from here.

    4/28 bios seems to be more tolerant of very tight subtimings .. so close to sub 9min 32M pi at <3900Mhz!

    [​IMG]

    sub 4000Mhz 32M

    [​IMG]

    Max BCLK​


    [​IMG]

    [​IMG]

    Super Pi 1M to 32M​



    [​IMG]

    System:
    • i7 920 3836A756
    • EK Supreme LT 1366 / FESER 480 / MCP655
    • DFI UT X58-T3EH8 04/28 beta
    • 512MB Inno3D 8800GT OC Edition
    • 6GB Corsair Dominator GT DDR3-2000Mhz 7-8-7-20
    • 750GB Samsung SATAII
    • Silverstone OP1200 PSU
    • Dual boot - WinXP Pro SP3 / Vista Ultimate 64Bit SP2


    Bios settings used.

    Code:
    [B]Genie BIOS Setting[/B]
    
    [B]CPU Feature[/B]
    Set VR Current Limit Max: Disabled
    Thermal Management Control: Disabled
    EIST Function: Disabled
    CxE Function: Disabled
    Execute Disable Bit: Disabled
    Virtualization Technology: Disabled
    
    [B]***** Logical Processor Setting *****[/B]
    Intel HT Technology: Enabled
    Active Processor Cores: All
    
    [B]DRAM Timing[/B]
    Channel Interleave Setting: AUTO
    Rank Interleave Setting: AUTO
    Memory LowGap: 1792M
    
    DRAM Command Rate: AUTO
    CAS Latency Time (tCL): 6
    RAS# to CAS# Delay (tRCD): 7
    RAS# Precharge (tRP): 6
    Precharge Delay (tRAS): 20
    REF to ACT Delay (tRFC): AUTO
    Write to PRE Delay (tWR): AUTO
    Rank Write to Read (tWTR): AUTO
    ACT to ACT Delay (tRRD): AUTO
    Row Cycle Time (tRC): 31
    Read CAS# Precharge (tRTP): AUTO
    Four ACT WIN Time (tFAW): 31
    Ch1 Round trip latency: AUTO (-15 to +16)
    Ch2 Round trip latency: AUTO (-15 to +16)
    Ch3 Round trip latency: AUTO (-15 to +16)
    tREFI: AUTO
    
    [B]Voltage Setting[/B]
    O.C. Shut Down Free: Enable O.C.S.D.F
    CPU VID Control: 1.4500v
    CPU VID Special Add Limit: Disabled
    CPU VID Special Add: 103.30%
    Vcore Droop Control: Disabled
    DRAM Bus Voltage: 1.71v
    DRAM PWM Switch Frequency: Nominal
    DRAM PWM Phase Control: 2 Phase Operation
    CPU VTT Special Add: 0.0875v
    CPU VTT Voltage: 1.53v
    VTT PWM Switch Frequency: Nominal
    VTT PWM Phase Control: 2 Phase Operation
    CPU PLL Voltage: 1.80v
    IOH/ICH 1.1V Voltage: 1.29v
    IOH Analog Voltage: 1.20v
    ICH 1.5 Voltage: 1.5v
    ICH 1.05V Voltage: 1.05v
    DIMM 1/2 DQ/DQSTB Bus VREF: -00.0%
    DIMM 3/4 DQ/DQSTB Bus VREF: -00.0%
    DIMM 5/6 DQ/DQSTB Bus VREF: -00.0%
    ADDR/CMD VREF Control: Disabled
    x DIMM 1/2 ADDR/CMD Bus VREF: 110
    x DIMM 3/4 ADDR/CMD Bus VREF: 110
    x DIMM 5/6 ADDR/CMD Bus VREF: 110
    CPU QPI Drive Strength: Normal
    IOH QPI Drive Strength: Normal
    
    Exit Setup Shut down: Mode 2
    O.C. Fail Retry Counter: Enabled
    O.C. Fail CMOS Reload: Disabled
    
    PPM Function: Enabled
    Turbo Mode Function: Disabled
    1 core Max Turbo Ratio: 22x
    2 core Max Turbo Ratio: 21x
    3 core Max Turbo Ratio: 21x
    4 core Max Turbo Ratio: 21x
    CPU Non-Turbo Clock Ratio: 19x
    
    [B]* BCLK/UCLK/QPI Controller Settings *[/B]
    QPI Control Settings: Enabled
    QPI Link Fast Mode: Enabled
    QPI Frequency: AUTO
    CPU Base Clock (BCLK): 230 Mhz
    Boot Up CPU Base Clock: AUTO
    PCIE Clock: 110 Mhz
    DRAM Frequency: 8xx Memory multipliers
    UnCore Frequency: 16x Uncore multipliers
    
    CPU Spread Spectrum: Disabled
    PCIE Spread Spectrum: Disabled
    
     
  2. Hens

    Hens Member

    Joined:
    Jun 6, 2005
    Messages:
    1,207
    and still on C0

    good work eva

    I think the UT may be the board for me, if anyone ever manages to get it in.
     
  3. OP
    OP
    eva2000

    eva2000 DDR1/DDR2/DDR3 Addict

    Joined:
    Jun 27, 2001
    Messages:
    21,902
    Location:
    Brisbane, Australia
    thanks DFI UT X58-T3eh8 is due to arrive in OZ with retailers in next 2 weeks apparently.
     
  4. Oblong Cheese

    Oblong Cheese Member

    Joined:
    Aug 31, 2001
    Messages:
    10,581
    Location:
    Brisbane
    I was so hanging out for this board but ended up with the P6T Deluxe instead - I'm not into heavy O/C though so I don't think I'm missing out on much. If only DFI/retailers could've had it sooner. :(
     
  5. Hens

    Hens Member

    Joined:
    Jun 6, 2005
    Messages:
    1,207
    Yeah, I've been waiting for restocking, actually seems like all high end i7 mobos are very thin on the ground and retailers are unsure of ETA's. The only "high end" board that seems to be in stock is the classified.

    I'm guessing though that even my custom water doesn't justify the need for the classified over the UT or even the rampage II extreme given the cost of entry for Perth retailers.

    Have you had any experience with the dominator GT 2000c8 on the UT or another x58?
     
  6. Hooti3

    Hooti3 Member

    Joined:
    Feb 25, 2007
    Messages:
    1,713
    Location:
    Sydney (Liverpool Area)
    Judging by that, i think he has.
     
  7. Hens

    Hens Member

    Joined:
    Jun 6, 2005
    Messages:
    1,207
    Different ram Hooti3

    He has the c7 ram with the c7-8-7-20 timings

    I'm asking about the c8 with the c8-8-8-24 timings

    Reason I ask is because the c8's are somewhat relatively available in Aus.
     
  8. OP
    OP
    eva2000

    eva2000 DDR1/DDR2/DDR3 Addict

    Joined:
    Jun 27, 2001
    Messages:
    21,902
    Location:
    Brisbane, Australia
    yeah wonder why it was delayed... could be OZ disties not ordering it in until the Aussie dollar was more favourable ??

    AFAIK, Corsair Dominator GT CAS8 2000mhz modules are just modules that don't make the cut for CAS7-8-7-20 DDR3-2000Mhz as only a small selection of Elpida 50mm Hyper ICs are capable of CAS7 at DDR3-2000Mhz. Rejects get dumped to GT DDR3-1866 7-8-7-20 and GT DDR3-2000Mhz 8-8-8-x lines.

    Also memory controller on i7 cpu and board/bios can effect CAS7 ability too.
     
  9. Hens

    Hens Member

    Joined:
    Jun 6, 2005
    Messages:
    1,207
    4th may seems to be the date for restocking at most vendors :thumbup:
     
  10. OP
    OP
    eva2000

    eva2000 DDR1/DDR2/DDR3 Addict

    Joined:
    Jun 27, 2001
    Messages:
    21,902
    Location:
    Brisbane, Australia
    Good news for some folks indeed :)

    Starting to hit probably thermal limits of my i7 920 3836A756 on H20 cooling as 32M Pi seems to be topping out around 4680mhz with HT disabled. Only managed to shave ~1 second off my best 32M pi time with i7 920.

    [​IMG]
     
  11. stablez

    stablez Member

    Joined:
    Apr 8, 2006
    Messages:
    4,038
    Location:
    Humidycrib
    Do you think youd get same results on the T3EH6 DK if beta bios update.
    Iam thinking of geting that board.
     
  12. OP
    OP
    eva2000

    eva2000 DDR1/DDR2/DDR3 Addict

    Joined:
    Jun 27, 2001
    Messages:
    21,902
    Location:
    Brisbane, Australia
    No idea but I do know DFI will be applying the changes they made to UT X58 4/28 beta to DFI DK X58 bios for sure. Maybe even DFI JR X58. So things can only improve :)

    Did 2 runs on fresh Win 7 64bit RC install I did last night. Only change was CPU VTT voltage needed to pass Hyper Pi 8x 32M vs 4x 32M.

    1. 8x 32M Hyper Pi HT Enabled - CPU VTT = 1.44v
    2. 4x 32M Hyper Pi HT Disabled - CPU VTT = 1.47v needed more for 4x32M HT Disabled

    RTL value for channel A changed when CPU VTT changed from 1.44v to 1.47v

    RTL A/B/C = 56/57/58
    [​IMG]

    RTL A/B/C = 55/57/58
    [​IMG]

    Past bioses and tests, I found memory bandwidth in memtest86+ v2.11 was higher with HT disabled than HT enabled, so could explain why more CPU VTT volts is needed for HT disabled.

    4//28 looking sweet indeed 8x 32M Super Pi instance via HyperPi @DDR3-2080Mhz 7-8-7-20 1T at 1.725v bios set vdimm = 1.730v real DMM vdimm.

    [​IMG]

    [​IMG]
     
  13. stablez

    stablez Member

    Joined:
    Apr 8, 2006
    Messages:
    4,038
    Location:
    Humidycrib
    I wonder wots the max BcLK on the DK.
    I was reading just now on your site.
    There is optimum in the UT given i take that.
    X58 for DFI was an awakening.:leet:
     
  14. dreamaxx

    dreamaxx (Banned or Deleted)

    Joined:
    Jan 28, 2008
    Messages:
    2,134
    Location:
    Gold Coast
    It's because the new x58 chipset B3 is coming out soon.
     
  15. Fish_Munger

    Fish_Munger Member

    Joined:
    Nov 8, 2002
    Messages:
    666
    Location:
    Sydney
    Luv DFI mobos they are lots of fun built for Overclockin i got a Dark P45 on order gonna drop a Q9400 Quad in it see what she can do :thumbup:.The X58 stuff looks smokin eva as allways:D
     
  16. OP
    OP
    eva2000

    eva2000 DDR1/DDR2/DDR3 Addict

    Joined:
    Jun 27, 2001
    Messages:
    21,902
    Location:
    Brisbane, Australia
    i've seen folsk with C0 i7 920 doing max validation around 231-233bclk on DK X58

    actually 4/28 bios is solely for improvements from my and other DFI UT X58 folks on elpida based memory ic clocking as 4/28 improves round trip latency and clock skews for elpida ics. I know DFI are also working with AWARD on bioses and 3rd party raid controller improvement in terms of wider compatibitly but not sure if that made it's way into 4/28.

    Thanks :)
     
  17. OP
    OP
    eva2000

    eva2000 DDR1/DDR2/DDR3 Addict

    Joined:
    Jun 27, 2001
    Messages:
    21,902
    Location:
    Brisbane, Australia
    Both cstkl1 and my DFI contact suggested with 4/28 bios, I check out setting BOOT Up CPU Base Clock to around 180-185bclk for better perrformance and stability. Seems to work as first test has me reducing my required CPU VTT volts from 1.43v to 1.37v for 8x 32M Pi test!!!!

    :cool: :)

    [​IMG]

    Bumped CPU VTT from 1.37v bios to 1.39v bios and IOH/ICH v1.1 from 1.11 to 1.13v for Linx stability :)

    [​IMG]

    [​IMG]
     
    Last edited: May 5, 2009
  18. OP
    OP
    eva2000

    eva2000 DDR1/DDR2/DDR3 Addict

    Joined:
    Jun 27, 2001
    Messages:
    21,902
    Location:
    Brisbane, Australia
    First time using HD4870x2 CF on Win7 64bit RC OS and first time I've broken 30K mark in 3dmark06 and did it without even touching GPU/MEM clocks yet! :D

    [​IMG]
     
  19. Hens

    Hens Member

    Joined:
    Jun 6, 2005
    Messages:
    1,207
    eva gonna start benching 3d? :O

    I should pick up my ut today and join the lovely dfi party.
     
  20. OP
    OP
    eva2000

    eva2000 DDR1/DDR2/DDR3 Addict

    Joined:
    Jun 27, 2001
    Messages:
    21,902
    Location:
    Brisbane, Australia
    Quick 3d sessions to try out Win 7 RC 64bit and 9.4 (8.612WHQL) drivers

    Personal best for 3D Vantage as well and with just stock GPU clocks!

    [​IMG]
     

Share This Page